... Techniques for SH4,” Short Course on Physical Design for Low Power, High Performance Microprocessor Circuits, 2001 Symposium on VLSI Circuits, 2001. [17] D. Scott, S. Tang, S. Zhao, and M. Nandakumar, ... C. Ai, and S. P. Ashburn, “GIDL Simulation and Opti-mization for 0.13um, 1.5 V Low Power CMOS Transistor Design,” Interna-tional Conference on Simulation of Semiconductor Processes and Devices, ... “Limits to Performance Spread Tuning Using Adaptive Voltage and Body Biasing,” International Sympo-sium on Circuits and Systems, pp. 5–8, May 2005. [3] J. T. Kao, M. Miyazaki, and A. P. Chandrakasan,...