Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger 3 doc

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_2 doc

... Motivating Adaptive Techniques 21 1.5 Conclusion Variability and leakage are major technology challenges for both present and future integrated circuits, and the adoption of adaptive techniques ... circuits and systems. References [1] L. Clark et al., “An Embedded 32 b Microprocessor Core for Low-Power and High-Performance Applications,” IEEE Journal of Solid-State Circuits, Vol. 36 , pp. ... Digest, pp. 34 9 35 2, December 20 03. [11] H. Mizuno, K. Ishibashi, T. Shimura, T. Hattori, S. Narita, K. Shiozawa, S. Ikeda, and K. Uchiyama, “An 18- A Standby Current 1.8-V 200-MHz Mi-croprocessor...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_3 doc

... voltage and body biasing are swept. 36 Maurice Meijer, José Pineda de Gyvez 000E+020E -3 40E -3 60E -3 80E -3 100E -3 120E -3 000.0E+0 200.0E-6 400.0E-6 600.0E-6 800.0E-6 1.0E -3 1.2E -3 1.4E -3 Total ... have been obtained for both 90nm and 65nm CMOS technology nodes. A. Wang, S. Naffziger (eds.), Adaptive Techniques for Dynamic Processor Optimization, DOI: 10.1007/978-0 -38 7-76472-6_2, © Springer ... leakage by AVS and ABB. In this case, leakage savings are about constant for temperatures up to 75°C. 9.7 34 .6 35 .8 30 .85.14.0 3. 22.42.8 3. 5 3. 52.66.88.97.217.401020 30 4025...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_4 pptx

... sophisticated control is possible for further power reduction. A. Wang, S. Naffziger (eds.), Adaptive Techniques for Dynamic Processor Optimization, DOI: 10.1007/978-0 -38 7-76472-6 _3, © Springer Science+Business ... γf1/f21.01 1. 03 1.05 1.081.02 1.04 1.08 1. 13 1. 03 1.07 1. 13 1.201.05 1. 13 1.24 1.411.06 1.15 1.27 1.401.12 1 .33 1.69 2.26 3. 01.52.0 3. 01.5 2.0 2.5 (b) fm = (f1 + f2)/2 γf1/f21. 03 1.06 ... both the active and the standby modes and raises VTH by 0.25V in the standby mode. Chapter 2 Technological Boundaries of Voltage and Frequency Scaling 45 based on voltage and frequency...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_6 pdf

... till the lifetime of for Ultra -dynamic Voltage Scaled Systems A. Wang, S. Naffziger (eds.), Adaptive Techniques for Dynamic Processor Optimization, DOI: 10.1007/978-0 -38 7-76472-6_5, © Springer ... detect the droop and dynamically respond by lowering frequency. The maximum frequency can then by increased by 32 % for this large voltage droop, improving average performance for the workload. ... of fixed VCC and adaptive VCC, (b) Comparison of adaptive VCC and adaptive VCC+VBS [8]. (© 20 03 IEEE) Using adaptive VCC in conjunction with adaptive body bias (adaptive VBS)...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_7 potx

... Tech. Papers, pp. 32 2 32 3, Feb. 2007. [ 13] N. Verma and A. Chandrakasan, “A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy,” IEEE ISSCC Dig. Tech. Papers, pp. 32 8 32 9, Feb. 2007. ... FREQUENCY SCALERVOΦ2clk4XDACclk÷VrefΦ1Φ2Φ 1by3 Φ 2by3 7SWITCH MATRIXIOVOV1p8VBAT(1.2V)Φ1Φ2Φ 1by3 Φ 2by3 enW2enW4Non-Overlapping Clock GeneratorVrefclkCOMPCloadAUTOMATIC ... a power source for wireless sensor nodes,” Computer Communications, vol. 26, no. 11, pp. 1 131 –1144, July 20 03. [6] A. Wang and A. Chandrakasan, “A 180-mV Sub-threshold FFT processor using...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_9 pot

... the microprocessor passes through logic, A. Wang, S. Naffziger (eds.), Adaptive Techniques for Dynamic Processor Optimization, DOI: 10.1007/978-0 -38 7-76472-6_7, © Springer Science+Business Media, ... essentially an FET wire; and NAND and NOR gate paths consisting of a series of 4-high NAND and 3- high NOR gates respectively. Simulations were performed at two frequencies, F and F /3 where F was 4.5 ... “Method and Apparatus for Dynamic Power Control of a Low Power Processor, ” February 11, 20 03. [22] US patent 6,664,775: “Apparatus Having Adjustable Operational Modes and Method Therefore,”...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_12 ppt

... microarchitecture performed by Herbert et al. [7]. in Multi-Clock Processors A. Wang, S. Naffziger (eds.), Adaptive Techniques for Dynamic Processor Optimization, DOI: 10.1007/978-0 -38 7-76472-6_9, ... Multi-Clock Processors 2 13 Table 9.1 Effective number of critical paths for ISCAS’85 circuits. % error in standard deviation Circuit Effective critical paths WID only WID and D2D C 432 4.0 25 .3 7 .3 ... 1998 [31 ] www.mosis.org [32 ] www.xilinx.com [33 ] D. Blaauw, S.Kalaiselvam, K. Lai, W.Ma, S. Pant, C. Tokunaga, S. Das and D.Bull “RazorII: In-situ error detection and correction for PVT and...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_13 pdf

... Model for Architects”, MICRO 33 : Proceedings of the 33 rd Annual ACM/IEEE International Symposium on Microarchitecture, 2000, pp. 191–201 [6] T. Chelcea and S. Nowick, “Robust Interfaces for ... completion and, in any case, ‘real’ additions do not use purely random operands [ 13] . Nevertheless, a much cheaper unit can supply respectable performance by adapting its timing to the oper-ands ... ISCA’ 03: Proceedings of the 30 th International Symposium on Computer Architecture, 20 03, pp. 2– 13 [16] Q. Wu, P. Juang, M. Martonosi and W. Clark, “Formal Online Methods for Voltage/Frequency Control...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_14 pptx

... correction and dynamic cache line disable or reconfiguration options. in SRAM Design A. Wang, S. Naffziger (eds.), Adaptive Techniques for Dynamic Processor Optimization, DOI: 10.1007/978-0 -38 7-76472-6_11, ... Publishers, 2002. ISBN-10: 079 237 6 137 ISBN- 13: 978-079 237 6 132 . [11] S.B. Furber, D.A. Edwards and J.D. Garside, “AMULET3: A 100 MIPS Asynchronous Embedded Processor , Proceedings of ICCD'00, ... 11 Dynamic and Adaptive Techniques John J. Wuu Advanced Micro Devices, Inc. 11.1 Introduction The International Technology Roadmap for Semiconductors (ITRS) predicted in 2001 that by 20 13, ...

Adaptive Techniques for Dynamic Processor Optimization Theory and Practice by Alice Wang and Samuel Naffziger_17 pot

... Anantha Chandrakasan ISBN 978-0 -38 7-25 737 -2, 2005 Statistical Analysis and Optimization for VLSI: Timing and Power Ashish Srivastava, Dennis Sylvester, and David Blaauw ISBN 978-0 -38 7-26049-9, ... Refinement for Large Scale Model Checking Chao Wang, Gary D. Hachtel, and Fabio Somenzi ISBN 978-0 -38 7-28594-2, 2006 A Practical Introduction to PSL Cindy Eisner and Dana Fisman ISBN 978-0 -38 7 -35 3 13- 5, ... (DIBL), 17, 50 Dynamic voltage scaling (DVS), 26, 50, 95, 1 23, 126, 176 Error correction coding, 106, 277 Error detection, 182 Frequency island, 207–208 Frequency optimization, 33 Globally...

Xem thêm